L Number	Hits	Search Text	DB	Time stamp
1	<del> </del>			Time Stamp
1	1	("6613695").PN.	USPAT;	2004/05/27
2		/#505640=#	US-PGPUB	16:13
_	1	("5950107").PN.	USPAT;	2004/05/27
3		/# 600000000	US-PGPUB	16:13
9	1	("6200866").PN.	USPAT;	2004/05/27
4	100		US-PGPUB	16:19
	182	I various de describación and l'hare heart	USPAT;	2004/05/27
5		dielectric) same plasma same nitrogen	US-PGPUB	16:24
,	12	((gate or electrode) and ((gate nears	USPAT;	]
		dielectric) same plasma same nitrogen) )	US-PGPUB	2004/05/27
		and ALD	OS FGFOB	10:25
5	1	(((gate or electrode) and ((gate near3	USPAT;	2004/05/07
İ		dielectric) same plasma same nitrogen) )	US-PGPUB	2004/05/27
		and ALD) and @ad<20001124	05-FGF0B	16:26
<sup>7</sup>	214	(gate or electrode) and ((gate near)	USPAT;	2224/25/25
8		dielectric) same plasma same ("N sub 2"	US-PGPUB	2004/05/27
		or "NH.sub.3" or NO or "N_sub 20"\\	03-FGF0B	16:25
	10	((gate or electrode) and ((gate near)	IICDAM.	00044004
		dielectric) same plasma same ("N.sub.2"	USPAT;	2004/05/27
		or "NH.sub.3" or NO or "N.sub.20"))) and	US-PGPUB	16:26
		ALD		
· .	1	(((gate or electrode) and ((gate near3	110000	
	,	dielectric) same plasma same ("N.sub.2"	USPAT;	2004/05/27
		or "NH. sub.3" or NO or "N. sub.20"))) and	US-PGPUB	16:26
	*	ALD) and @ad<20001124		
0	114	((gate or electrode) and ((gate near3		
Į.		dielectric) same plasma same ("N.sub.2"	USPAT;	2004/05/27
ſ		or "NH.sub.3" or NO or "N.sub.20"))) and	US-PGPUB	16:35
. [		@ad<20001124 of No of N. sub. 20"))) and		

US-PAT-NO:

5837598

DOCUMENT-IDENTIFIER:

US 5837598 A

TITLE:

Diffusion barrier for polysilicon

gate electrode of MOS

device in integrated circuit

structure, and method of

making same

----- KWIC -----

Brief Summary Text - BSTX (16):

In accordance with the invention, a thin polysilicon gate electrode is doped

in a manner in which the underlying gate oxide and semiconductor substrate is

not penetrated by the dopant, by forming a dopant barrier at the

polysilicon/gate dielectric interface. The polysilicon gate electrode of an

MOS device, forming a part of an integrated circuit structure on a

semiconductor substrate, is uniformly doped by first forming a very thin layer

of amorphous or polycrystalline silicon, e.g., from about 2 nm to about 10 nm,

over a gate oxide layer. The structure is then exposed to a nitrogen plasma

formed from N.sub.2 at a power level sufficient to break the silicon--silicon

bonds in the thin layer of silicon, but insufficient to cause sputtering of the

silicon, resulting in the formation of a barrier layer containing silicon and

nitrogen at the surface of the thin silicon layer.

Polysilicon is then

deposited over the barrier layer to the desired thickness of the polysilicon

gate electrode. The polysilicon gate electrode is then conventionally doped,

i.e., by implantation followed by furnace annealing, to diffuse and activate

the dopant in the polysilicon gate electrode without,

however, resulting in penetration of the dopant through the barrier layer of silicon and nitrogen into the underlying gate oxide layer or the semiconductor substrate.